Vhdl Ip Cores Ontology

Zdraveski, Vladimir and Trajanov, Dimitar (2013) Vhdl Ip Cores Ontology. In: Proceedings of the Tenth Conference on Informatics and Information Technology. Faculty of Computer Science and Engineering, Ss. Cyril and Methodius University in Skopje, Macedonia, Skopje, Macedonia, pp. 240-243. ISBN 978-608-4699-01-9

[img]
Preview
Text
978-608-4699-01-9_pp240-243.pdf

Download (365kB) | Preview
Official URL: http://ciit.finki.ukim.mk

Abstract

Recently, the hardware description languages (HDL) are part of the most of hardware design processes and the HDL components are the main intellectual property (IP) of the producers of IC's. The large companies have internal databases and moreover whole code sub-versioning repositories, but however the easiness of code reuse is still quite low and there is almost no intelligence in the storage systems. Contributing to the improvement of the hardware design process, essentially based on the reuse of previously written cores, and utilizing the Semantic Web technologies, we propose a basic ontology for semantic annotation of VHDL components, that also contains the most frequently used component types and their "is-part-of"-dependencies, providing a knowledge base for classification and automated composition of predefined IP cores.

Item Type: Book Section
Subjects: International Conference on Informatics and Information Technologies > Computer architectures
International Conference on Informatics and Information Technologies > Parallel Processing
Depositing User: Vangel Ajanovski
Date Deposited: 28 Oct 2016 00:15
Last Modified: 28 Oct 2016 00:15
URI: http://eprints.finki.ukim.mk/id/eprint/11340

Actions (login required)

View Item View Item